128
click to vote
DAC
16 years 2 months ago
2003 ACM 
As power consumption of the clock tree in modern VLSI designs tends to dominate, measures must be taken to keep it under control. This paper introduces an approach for reducing cl...
137
click to vote
DAC
16 years 2 months ago
2003 ACM
Chemical-mechanical planarization (CMP) and other manufacturing steps in very deep-submicron VLSI have varying effects on device and interconnect features, depending on the local ...
130
click to vote
DAC
16 years 2 months ago
2003 ACM 
We present an algorithm that checks behavioral consistency between an ANSI-C program and a circuit given in Verilog using Bounded Model Checking. Both the circuit and the program ...
126
click to vote
DAC
15 years 6 months ago
2003 ACM 
In recent years, due to rapid advances in VLSI manufacturing technology capable of packing more and more devices and wires on a chip, crosstalk has emerged as a serious problem af...
|
Computer Architecture