160
click to vote
DAC
15 years 6 months ago
2010 ACM
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
118
Voted
DAC
15 years 6 months ago
2010 ACM 128
click to vote
DAC
15 years 6 months ago
2010 ACM
The identification of speedpaths is required for post-silicon (PS) timing validation, and it is currently becoming timeconsuming due to manufacturing variations. In this paper we...
127
click to vote
DAC
15 years 5 months ago
2010 ACM
Fault simulation is essential in test generation, design for test and reliability assessment of integrated circuits. Reliability analysis and the simulation of self-test structure...
|