178
click to vote
GLVLSI
14 years 21 days ago
2011 IEEE 
Existing optimization algorithms for the multiplierless realization of multiple constant multiplications (MCM) typically target the minimization of the number of addition and subt...
163
click to vote
GLVLSI
14 years 21 days ago
2011 IEEE 
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
|
VLSI