Sciweavers

743 search results - page 31 / 149
» A Mechanism for Communicating in Dynamically Reconfigurable ...
Sort
View
SBCCI
2006
ACM
200views VLSI» more  SBCCI 2006»
15 years 7 months ago
REDEFIS: a system with a redefinable instruction set processor
The growing complexity and production cost of processor-based systems have imposed big constraints in SoC design of new systems. GPPs and ASICs are unable to fit the tight perform...
Victor M. Goulart Ferreira, Lovic Gauthier, Takayu...
ET
2002
115views more  ET 2002»
15 years 1 months ago
CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing
As System on a Chip (SoC) testing faces new challenges, some new test architectures must be developed. This paper describes a Test Access Mechanism (TAM) named CASBUS that solves ...
Mounir Benabdenbi, Walid Maroufi, Meryem Marzouki
ATAL
2005
Springer
15 years 7 months ago
Agent-organized networks for dynamic team formation
Many multi-agent systems consist of a complex network of autonomous yet interdependent agents. Examples of such networked multi-agent systems include supply chains and sensor netw...
Matthew E. Gaston, Marie desJardins
MOBICOM
1997
ACM
15 years 5 months ago
Dynamic Network Reconfiguration Support for Mobile Computers
Hot swapping technology combined with pervasive heterogeneous networks empowers mobile laptop users to select the best network device for their current environment. Unfortunately,...
Jon Inouye, Jim Binkley, Jonathan Walpole
FCCM
1999
IEEE
134views VLSI» more  FCCM 1999»
15 years 5 months ago
Runlength Compression Techniques for FPGA Configurations
The time it takes to reconfigure FPGAs can be a significant overhead for reconfigurable computing. In this paper we develop new compression algorithms for FPGA configurations that...
Scott Hauck, William D. Wilson