Sciweavers

29 search results - page 3 / 6
» A programmable built-in self-test core for embedded memories
Sort
View
DAC
2000
ACM
14 years 7 months ago
Embedded hardware and software self-testing methodologies for processor cores
At-speed testing of GHz processors using external testers may not be technically and economically feasible. Hence, there is an emerging need for low-cost, high-quality self-test m...
Li Chen, Sujit Dey, Pablo Sanchez, Krishna Sekar, ...
MTDT
2000
IEEE
137views Hardware» more  MTDT 2000»
13 years 10 months ago
Diagnostic Testing of Embedded Memories Based on Output Tracing
A new approach to diagnostic testing of embedded memories is presented which enables the design of tests that provide complete detection and distinguishing of all faults in a give...
Dirk Niggemeyer, Elizabeth M. Rudnick, Michael Red...
DFT
2006
IEEE
203views VLSI» more  DFT 2006»
14 years 10 days ago
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
Ondrej Novák, Zdenek Plíva, Jiri Jen...
DATE
2002
IEEE
117views Hardware» more  DATE 2002»
13 years 11 months ago
Effective Software Self-Test Methodology for Processor Cores
Software self-testing for embedded processor cores based on their instruction set, is a topic of increasing interest since it provides an excellent test resource partitioning tech...
Nektarios Kranitis, Antonis M. Paschalis, Dimitris...
ITC
2003
IEEE
168views Hardware» more  ITC 2003»
13 years 11 months ago
Agent Based DBIST/DBISR And Its Web/Wireless Management
This paper presents an attempt of using intelligent agents for testing and repairing a distributed system, whose elements may or may not have embedded BIST (Built-In Self-Test) an...
Liviu Miclea, Szilárd Enyedi, Gavril Todere...