Sciweavers

3120 search results - page 68 / 624
» An optimal architecture for a DDC
Sort
View
115
Voted
DEBU
2006
166views more  DEBU 2006»
15 years 19 days ago
Oracle's Self-Tuning Architecture and Solutions
Performance tuning in modern database systems requires a lot of expertise, is very time consuming and often misdirected. Tuning attempts often lack a methodology that has a holist...
Benoît Dageville, Karl Dias
105
Voted
JHSN
2006
85views more  JHSN 2006»
15 years 17 days ago
A scalable intra-domain resource management architecture for DiffServ networks
With the rapid growth of the Internet into a global communication and commercial infrastructure, the need for Quality of Services (QoS) in the Internet becomes more and more import...
Haci A. Mantar, Ibrahim T. Okumus, Junseok Hwang, ...
111
Voted
CAD
2005
Springer
15 years 15 days ago
Creation of a unit block library of architectures for use in assembled scaffold engineering
Guided tissue regeneration is gaining importance in the field of orthopaedic tissue engineering as need and technology permits the development of site-specific engineering approac...
M. A. Wettergreen, B. S. Bucklen, Binil Starly, E....
104
Voted
ASPDAC
2009
ACM
115views Hardware» more  ASPDAC 2009»
14 years 10 months ago
Frequent value compression in packet-based NoC architectures
The proliferation of Chip Multiprocessors (CMPs) has led to the integration of large on-chip caches. For scalability reasons, a large on-chip cache is often divided into smaller ba...
Ping Zhou, Bo Zhao, Yu Du, Yi Xu, Youtao Zhang, Ju...
128
Voted
CODES
2011
IEEE
14 years 13 days ago
Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends
Designing memory controllers for complex real-time and highperformance multi-processor systems-on-chip is challenging, since sufficient capacity and (real-time) performance must b...
Benny Akesson, Po-Chun Huang, Fabien Clermidy, Den...