Sciweavers

3171 search results - page 91 / 635
» Application of Reduce Order Modeling to Time Parallelization
Sort
View
ASPLOS
2008
ACM
15 years 5 months ago
The potential for variable-granularity access tracking for optimistic parallelism
Support for optimistic parallelism such as thread-level speculation (TLS) and transactional memory (TM) has been proposed to ease the task of parallelizing software to exploit the...
Mihai Burcea, J. Gregory Steffan, Cristiana Amza
ASAP
2004
IEEE
101views Hardware» more  ASAP 2004»
15 years 6 months ago
Register Organization for Enhanced On-Chip Parallelism
Large register file with multiple ports is a critical component of a high-performance processor. A large number of registers are necessary for processing a larger number of in-fli...
Rama Sangireddy
PADS
2004
ACM
15 years 8 months ago
Optimizing Parallel Execution of Detailed Wireless Network Simulation
With Parallel and Discrete Event Simulation (PDES) techniques, the runtime performance of detailed wireless network simulation can be improved significantly without compromising ...
Zhengrong Ji, Junlan Zhou, Mineo Takai, Jay Martin...
OSDI
1996
ACM
15 years 4 months ago
A Trace-Driven Comparison of Algorithms for Parallel Prefetching and Caching
High-performance I/O systems depend on prefetching and caching in order to deliver good performance to applications. These two techniques have generally been considered in isolati...
Tracy Kimbrel, Andrew Tomkins, R. Hugo Patterson, ...
CDC
2009
IEEE
185views Control Systems» more  CDC 2009»
15 years 7 months ago
Discrete Empirical Interpolation for nonlinear model reduction
A dimension reduction method called Discrete Empirical Interpolation (DEIM) is proposed and shown to dramatically reduce the computational complexity of the popular Proper Orthogo...
Saifon Chaturantabut, Danny C. Sorensen