Sciweavers

1682 search results - page 21 / 337
» Applying Conventional Testing Techniques for Class Testing
Sort
View
ITC
1993
IEEE
110views Hardware» more  ITC 1993»
15 years 7 months ago
Novel Test Pattern Generators for Pseudo-Exhaustive Testing
ÐPseudoexhaustive testing of a combinational circuit involves applying all possible input patterns to all its individual output cones. The testing ensures detection of all detecta...
Rajagopalan Srinivasan, Sandeep K. Gupta, Melvin A...
ET
2002
67views more  ET 2002»
15 years 3 months ago
On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST
In this paper we present a new reseeding technique for test-per-clock test pattern generation suitable for at-speed testing of circuits with random-pattern resistant faults. Our te...
Emmanouil Kalligeros, Xrysovalantis Kavousianos, D...
VLSID
2005
IEEE
131views VLSI» more  VLSID 2005»
16 years 3 months ago
Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores
Abstract-- We present two-dimensional (space/time) compression techniques that reduce test data volume and test application time for scan testing of intellectual property (IP) core...
Lei Li, Krishnendu Chakrabarty, Seiji Kajihara, Sh...
CHI
2006
ACM
16 years 3 months ago
Tactile crescendos and sforzandos: applying musical techniques to tactile icon design
Tactile icons (Tactons) are structured vibrotactile messages which can be used for non visual information display. Information is encoded in Tactons by manipulating vibrotactile p...
Lorna M. Brown, Stephen A. Brewster, Helen C. Purc...
122
Voted
DAC
2003
ACM
16 years 4 months ago
Seed encoding with LFSRs and cellular automata
Reseeding is used to improve fault coverage of pseudorandom testing. The seed corresponds to the initial state of the PRPG before filling the scan chain. In this paper, we present...
Ahmad A. Al-Yamani, Edward J. McCluskey