Sciweavers

931 search results - page 12 / 187
» Compiling for vector-thread architectures
Sort
View
107
Voted
CGO
2004
IEEE
15 years 3 months ago
VHC: Quickly Building an Optimizer for Complex Embedded Architectures
To meet the high demand for powerful embedded processors, VLIW architectures are increasingly complex (e.g., multiple clusters), and moreover, they now run increasingly sophistica...
Michael Dupré, Nathalie Drach, Olivier Tema...
56
Voted
DAC
1998
ACM
16 years 19 days ago
Design of a SPDIF Receiver Using Protocol Compiler
Ulrich Holtmann, Peter Blinzer
VLSID
2007
IEEE
98views VLSI» more  VLSID 2007»
16 years 1 days ago
Power Reduction in VLIW Processor with Compiler Driven Bypass Network
Neeraj Goel, Anshul Kumar, Preeti Ranjan Panda
IPPS
2007
IEEE
15 years 6 months ago
Model-Guided Empirical Optimization for Multimedia Extension Architectures: A Case Study
Compiler technology for multimedia extensions must effectively utilize not only the SIMD compute engines but also the various levels of the memory hierarchy: superword registers,...
Chun Chen, Jaewook Shin, Shiva Kintali, Jacqueline...