Sciweavers

4401 search results - page 660 / 881
» Computing with Default Logic
Sort
View
ICCAD
1998
IEEE
94views Hardware» more  ICCAD 1998»
15 years 8 months ago
Noise considerations in circuit optimization
Noise can cause digital circuits to switch incorrectly and thus produce spurious results. Noise can also have adverse power, timing and reliability e ects. Dynamic logic is partic...
Andrew R. Conn, Ruud A. Haring, Chandramouli Viswe...
DAC
1997
ACM
15 years 8 months ago
Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT
We describe an architectural design space exploration methodology that minimizes the energy dissipation of digital circuits. The centerpiece of our methodology is a Verilog-based ...
Thucydides Xanthopoulos, Yoshifumi Yaoi, Anantha C...
CONCUR
1997
Springer
15 years 8 months ago
Reachability Analysis of Pushdown Automata: Application to Model-Checking
We apply the symbolic analysis principle to pushdown systems. We represent (possibly in nite) sets of con gurations of such systems by means of nite-state automata. In order to re...
Ahmed Bouajjani, Javier Esparza, Oded Maler
145
Voted
MMM
1996
Springer
287views Multimedia» more  MMM 1996»
15 years 8 months ago
Holographic Images in Multimedia Information Systems
Multimedia information systems are based on the evolving capability of computers to handle diverse types of information. Their most important characteristic is the integration of ...
Lucilla Croce Ferri
DAC
2010
ACM
15 years 8 months ago
An efficient algorithm to verify generalized false paths
Timing exception verification has become a center of interest as incorrect constraints can lead to chip failures. Proving that a false path is valid or not is a difficult problem ...
Olivier Coudert