870 search results - page 154 / 174 » Design Tradeoffs for SSD Performance |
123
click to vote
DAC
2004
ACM
16 years 2 months ago
2004
ACM
It has been widely recognized that the dynamic range information of an application can be exploited to reduce the datapath bitwidth of either processors or ASICs, and therefore th...
110
Voted
DAC
2005
ACM
16 years 2 months ago
2005
ACM
We present an efficient optimization scheme for gate sizing in the presence of process variations. Using a posynomial delay model, the delay constraints are modified to incorporat...
115
click to vote
HPCA
2008
IEEE
16 years 2 months ago
2008
IEEE
The continued scaling of device dimensions and the operating voltage reduces the critical charge and thus natural noise tolerance level of transistors. As a result, circuits can p...
122
click to vote
ICCAD
2008
IEEE
15 years 10 months ago
2008
IEEE
Abstract— Power consumption has become a crucial problem in modern circuit design. Multiple Supply Voltage (MSV) design is introduced to provide higher flexibility in controllin...
102
click to vote
ICCAD
2002
IEEE
15 years 10 months ago
2002
IEEE
Abstract— With the increasing cost of global communication onchip, high-performance designs for data-intensive applications require architectures that distribute hardware resourc...