541 search results - page 70 / 109 » Dynamically Reconfigurable Architecture for Image Processor ... |
127
click to vote
CASES
2006
ACM
15 years 8 months ago
2006
ACM
In this paper, we propose a fully automatic dynamic scratchpad memory (SPM) management technique for instructions. Our technique loads required code segments into the SPM on deman...
153
click to vote
CASES
2007
ACM
15 years 3 months ago
2007
ACM
Aggressive compiler optimizations such as software pipelining and loop invariant code motion can significantly improve application performance, but these transformations often re...
109
click to vote
IJCAI
1997
15 years 3 months ago
1997
This paper describes an evolvable hardware (EHW) system for generalized neural network learning. We have developed an ASIC VLSI chip, which is a building block to configure a scal...
132
click to vote
CASES
2009
ACM
15 years 8 months ago
2009
ACM
Coarse-grained reconfigurable architectures (CGRAs) present an appealing hardware platform by providing programmability with the potential for high computation throughput, scalab...
119
click to vote
ICCD
2004
IEEE
15 years 11 months ago
2004
IEEE
Speculative Multi-Threading (SpMT) can improve single-threaded application performance using the multiple thread contexts available in current processors. We propose a minimal SpM...