57 search results - page 6 / 12 » Floorplanning for Partial Reconfiguration in FPGAs |
ISLPED
2007
ACM
15 years 21 days ago
2007
ACM
ARCS
2005
Springer
15 years 4 months ago
2005
Springer
Dynamic Reconfiguration has always constituted a challenge for embedded systems designers. Nowadays, technological developments make possible to do it on Xilinx FPGAs, but setting...
101
click to vote
ICCD
2006
IEEE
15 years 8 months ago
2006
IEEE
By integrating one or more (hard or soft) CPU core on the chip, new generation platform FPGAs have become configurable systems on a chip (CSoC) that support a combined software an...
104
click to vote
DATE
2010
IEEE
15 years 4 months ago
2010
IEEE
- Due to the runtime flexibility offered by field programmable gate arrays (FPGAs), FPGAs are popular devices for stream processing systems, since many stream processing applicatio...
IPPS
2007
IEEE
15 years 5 months ago
2007
IEEE
The Xilinx Virtex family of FPGAs provides the ability to perform partial run-time reconfiguration, also known as dynamic partial reconfiguration (DPR). Taking this concept one st...