Sciweavers

2852 search results - page 182 / 571
» High Performance Architectures and Compilers
Sort
View
DAC
1996
ACM
15 years 7 months ago
A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs
Abstract -- This paper presents a novel, Boolean approach to LUTbased FPGA technology mapping targeting high performance. As the core of the approach, we have developed a powerful ...
Christian Legl, Bernd Wurth, Klaus Eckl
117
Voted
MASCOTS
2007
15 years 5 months ago
PerfCenter: A Methodology and Tool for Performance Analysis of Application Hosting Centers
— We present a tool, PerfCenter, that takes as input the deployment, configuration, message flow and workload details of the hardware and software servers in an application hos...
Rukma Prabhu Verlekar, Varsha Apte, Prakhar Goyal,...
141
Voted
DEBU
2006
166views more  DEBU 2006»
15 years 3 months ago
Oracle's Self-Tuning Architecture and Solutions
Performance tuning in modern database systems requires a lot of expertise, is very time consuming and often misdirected. Tuning attempts often lack a methodology that has a holist...
Benoît Dageville, Karl Dias
131
Voted
IEEEPACT
2000
IEEE
15 years 8 months ago
Instruction Scheduling for Clustered VLIW DSPs
Recent digital signal processors (DSPs) show a homogeneous VLIW-like data path architecture, which allows C compilers to generate efficient code. However, still some special rest...
Rainer Leupers
122
Voted
SC
1995
ACM
15 years 7 months ago
A Novel Approach Towards Automatic Data Distribution
: Data distribution is one of the key aspects that a parallelizing compiler for a distributed memory architecture should consider, in order to get efficiency from the system. The ...
Jordi Garcia, Eduard Ayguadé, Jesús ...