Sciweavers

2852 search results - page 92 / 571
» High Performance Architectures and Compilers
Sort
View
EUC
2008
Springer
15 years 4 months ago
Reducing Context Switch Overhead with Compiler-Assisted Threading
Multithreading is an important software modularization technique. However, it can incur substantial overheads, especially in processors where the amount of architecturally visible...
Pekka Jääskeläinen, Pertti Kellom&a...
CASCON
2004
110views Education» more  CASCON 2004»
15 years 4 months ago
Investigations in tree locking for compiled database applications
We report on initial experiments in tree locking schemes for compiled database applications. Such applications have a repository style of architecture in which a collection of sof...
Heng Yu, Grant E. Weddell
SAMOS
2010
Springer
15 years 1 months ago
Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator
—Instruction set simulators (ISS) are vital tools for compiler and processor architecture design space exploration and verification. State-of-the-art simulators using just-in-ti...
Igor Böhm, Björn Franke, Nigel P. Topham
JPDC
2006
141views more  JPDC 2006»
15 years 3 months ago
M-TREE: A high efficiency security architecture for protecting integrity and privacy of software
Secure processor architectures enable new sets of applications such as commercial grid computing, software copy protection and secure mobile agents by providing secure computing e...
Chenghuai Lu, Tao Zhang, Weidong Shi, Hsien-Hsin S...
VLSID
2009
IEEE
170views VLSI» more  VLSID 2009»
16 years 3 months ago
Code Transformations for TLB Power Reduction
The Translation Look-aside Buffer (TLB) is a very important part in the hardware support for virtual memory management implementation of high performance embedded systems. The TLB...
Reiley Jeyapaul, Sandeep Marathe, Aviral Shrivasta...