Sciweavers

857 search results - page 100 / 172
» Implementing a STARI chip
Sort
View
DATE
2009
IEEE
94views Hardware» more  DATE 2009»
15 years 4 months ago
Selection of a fault model for fault diagnosis based on unique responses
- We describe a preprocessing step to fault diagnosis of an observed response obtained from a faulty chip. In this step, a fault model for diagnosing the observed response is selec...
Irith Pomeranz, Sudhakar M. Reddy
HOST
2009
IEEE
15 years 4 months ago
Local Heating Attacks on Flash Memory Devices
This paper shows how lasers can be used to implement modification attacks on EEPROM and Flash memory devices. This was achieved with inexpensive laser-diode module mounted on a mic...
Sergei P. Skorobogatov
SIES
2009
IEEE
15 years 4 months ago
A flexible design flow for software IP binding in commodity FPGA
— Software intellectual property (SWIP) is a critical component of increasingly complex FPGA based system on chip (SOC) designs. As a result, developers want to ensure that their...
Michael Gora, Abhranil Maiti, Patrick Schaumont
IEEEPACT
2009
IEEE
15 years 4 months ago
Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading
— This research demonstrates that coming support for hardware transactional memory can be leveraged to significantly reduce the cost of implementing true speculative multithread...
Leo Porter, Bumyong Choi, Dean M. Tullsen
DEBS
2009
ACM
15 years 4 months ago
Parallel event processing for content-based publish/subscribe systems
Event processing systems are a promising technology for enterprise-scale applications. However, achieving scalability yet maintaining high performance is a challenging problem. Th...
Amer Farroukh, Elias Ferzli, Naweed Tajuddin, Hans...