Sciweavers

87 search results - page 14 / 18
» Improving the Memory Bandwidth Utilization Using Loop Transf...
Sort
View
107
Voted
FPGA
2000
ACM
122views FPGA» more  FPGA 2000»
15 years 3 months ago
A reconfigurable multi-function computing cache architecture
A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor chip. However, some applications may not actively need all the cache storage, especially...
Huesung Kim, Arun K. Somani, Akhilesh Tyagi
WWW
2003
ACM
16 years 8 days ago
Buffer Sharing for Proxy Caching of Streaming Sessions
With the falling price of the memory, an increasing number of multimedia servers and proxies are now equipped with a large memory space. Caching media objects in the memory of a p...
Songqing Chen, Bo Shen, Yong Yan, Xiaodong Zhang
IJHPCA
2010
84views more  IJHPCA 2010»
14 years 10 months ago
Operation Stacking for Ensemble Computations With Variable Convergence
Sparse matrix operations achieve only small fractions of peak CPU speeds because of the use of specialized, indexbased matrix representations, which degrade cache utilization by i...
Mehmet Belgin, Godmar Back, Calvin J. Ribbens
SAC
2010
ACM
15 years 6 months ago
ReSSD: a software layer for resuscitating SSDs from poor small random write performance
NAND flash-based solid state drives have emerged as revolutionary storage media during recent years. However, the wide-spread of SSD technology is currently obstructed by the fac...
Youngjae Lee, Jin-Soo Kim, Seungryoul Maeng
MICRO
2009
IEEE
160views Hardware» more  MICRO 2009»
15 years 6 months ago
Variation-tolerant non-uniform 3D cache management in die stacked multicore processor
Process variations in integrated circuits have significant impact on their performance, leakage and stability. This is particularly evident in large, regular and dense structures...
Bo Zhao, Yu Du, Youtao Zhang, Jun Yang 0002