2784 search results - page 270 / 557 » Instruction Level Parallelism |
148
click to vote
CODES
2006
IEEE
15 years 10 months ago
2006
IEEE
Predicting timing behavior is key to efficient embedded real-time system design and verification. Especially memory accesses and co-processor calls over shared communication net...
123
click to vote
CLUSTER
2008
IEEE
15 years 5 months ago
2008
IEEE
Abstract--SUDA2 is a recursive search algorithm for Minimal Unique Itemset detection. Such sets of items are formed via combinations of non-obvious attributes enabling individual r...
125
click to vote
IPPS
2007
IEEE
15 years 10 months ago
2007
IEEE
Compiler technology for multimedia extensions must effectively utilize not only the SIMD compute engines but also the various levels of the memory hierarchy: superword registers,...
122
click to vote
HCW
1999
IEEE
15 years 8 months ago
1999
IEEE
We present a new software technology for on-line performance analysis and visualization of complex parallel and distributed systems. Often heterogeneous, these systems need capabi...
132
click to vote
EDOC
2007
IEEE
15 years 10 months ago
2007
IEEE
The paper considers distributed applications where interactions between constituent services take place via messages in an asynchronous environment with unpredictable communicatio...