Sciweavers

2784 search results - page 316 / 557
» Instruction Level Parallelism
Sort
View
137
Voted
GRID
2008
Springer
15 years 3 months ago
Scheduling for Responsive Grids
Grids are facing the challenge of seamless integration of the grid power into everyday use. One critical component for this integration is responsiveness, the capacity to support o...
Cécile Germain-Renaud, Charles Loomis, Jaku...
146
Voted
CLUSTER
2002
IEEE
15 years 3 months ago
File and Object Replication in Data Grids
Data replication is a key issue in a Data Grid and can be managed in different ways and at different levels of granularity: for example, at the file level or object level. In the ...
Heinz Stockinger, Asad Samar, Koen Holtman, Willia...
120
Voted
IPPS
2007
IEEE
15 years 10 months ago
Challenges in Mapping Graph Exploration Algorithms on Advanced Multi-core Processors
Multi-core processors are a shift of paradigm in computer architecture that promises a dramatic increase in performance. But multi-core processors also bring an unprecedented leve...
Oreste Villa, Daniele Paolo Scarpazza, Fabrizio Pe...
147
Voted
HPCA
2005
IEEE
15 years 9 months ago
Chip Multithreading: Opportunities and Challenges
Chip Multi-Threaded (CMT) processors provide support for many simultaneous hardware threads of execution in various ways, including Simultaneous Multithreading (SMT) and Chip Mult...
Lawrence Spracklen, Santosh G. Abraham
147
Voted
IPPS
2005
IEEE
15 years 9 months ago
A Case Study on Pattern-Based Systems for High Performance Computational Biology
Computational biology research is now faced with the burgeoning number of genome data. The rigorous postprocessing of this data requires an increased role for high performance com...
Weiguo Liu, Bertil Schmidt