2784 search results - page 454 / 557 » Instruction Level Parallelism |
111
click to vote
HPDC
2007
IEEE
15 years 7 months ago
2007
IEEE
We study stochastic models to mitigate the risk of poor Quality-of-Service (QoS) in computational markets. Consumers who purchase services expect both price and performance guaran...
104
Voted
ICDCS
2006
IEEE
15 years 7 months ago
2006
IEEE
Runtime monitoring is key to the effective management of enterprise and high performance applications. To deal with the complex behaviors of today’s multi-tier applications runn...
120
Voted
IEEEPACT
2006
IEEE
15 years 7 months ago
2006
IEEE
This paper describes a compiler for stream programs that efficiently schedules computational kernels and stream memory operations, and allocates on-chip storage. Our compiler uses...
85
Voted
IPPS
2006
IEEE
15 years 7 months ago
2006
IEEE
We characterize the performance and power attributes of the conjugate gradient (CG) sparse solver which is widely used in scientific applications. We use cycle-accurate simulatio...
150
Voted
PPOPP
2006
ACM
15 years 7 months ago
2006
ACM
Applications need to become more concurrent to take advantage of the increased computational power provided by chip level multiprocessing. Programmers have traditionally managed t...