Sciweavers

3202 search results - page 208 / 641
» Memory access scheduling
Sort
View
ARCS
1997
Springer
15 years 10 months ago
A Novel Universal Sequencer Hardware
This paper introduces a powerful novel sequencer hardware for controlling computational machines and for structured DMA (direct memory access) applications. The paper introduces t...
Reiner W. Hartenstein, Jürgen Becker, Michael...
ENGL
2008
98views more  ENGL 2008»
15 years 6 months ago
Congestion Control of Active Queue Management Routers Based on LQ-Servo Control
This paper proposes the LQ-Servo controller for AQM (Active Queue Management) routers. The proposed controller structure is made by taking a traditional servo mechanism based on Li...
Kang Min Lee, Ji Hoon Yang, Byung Suhl Suh
DFT
2006
IEEE
203views VLSI» more  DFT 2006»
16 years 5 days ago
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
Ondrej Novák, Zdenek Plíva, Jiri Jen...
IUI
1999
ACM
15 years 10 months ago
Integrating Organizational Memory and Performance Support
We describe an approach to building integrated performance support systems by using model-based task tracking to link performance support tools to video-based organizational memor...
Christopher R. Johnson, Lawrence Birnbaum, Ray Bar...
ASPLOS
1996
ACM
15 years 10 months ago
An Integrated Compile-Time/Run-Time Software Distributed Shared Memory System
On a distributed memory machine, hand-coded message passing leads to the most efficient execution, but it is difficult to use. Parallelizing compilers can approach the performance...
Sandhya Dwarkadas, Alan L. Cox, Willy Zwaenepoel