3202 search results - page 62 / 641 » Memory access scheduling |
141
click to vote
EUROMICRO
2000
IEEE
15 years 8 months ago
2000
IEEE
Many DSP and image processing embedded systems have hard memory constraints which makes it difficult to find a good task assignment and scheduling which fulfill these constrain...
172
click to vote
ISCA
2012
IEEE
13 years 6 months ago
2012
IEEE
When multiple processor (CPU) cores and a GPU integrated together on the same chip share the off-chip main memory, requests from the GPU can heavily interfere with requests from t...
128
click to vote
EDBT
2008
ACM
16 years 4 months ago
2008
ACM
Data Stream Management Systems (DSMSs) must support optimized execution scheduling of multiple continuous queries on massive, and frequently bursty, data streams. Previous approac...
162
click to vote
IPPS
1998
IEEE
15 years 8 months ago
1998
IEEE
Schedulinglarge task graphsis an importantissue in parallel computingsince it allowsthe treatment of big size problems. In this paper we tackle the following problem: how to sched...
122
click to vote
EUROPDS
1997
15 years 5 months ago
1997
In this paper, we follow a new path to arrive at the idea of a COMA — a Cache Only Memory Architecture. We show how the evolution of another architecture (ADARC) leads quite nat...