Sciweavers

226 search results - page 44 / 46
» On Tool Integration in High-Performance FPGA Design Flows
Sort
View
DATE
2003
IEEE
104views Hardware» more  DATE 2003»
15 years 2 months ago
Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip
We present an innovative protocol processor component that combines wire-speed processing for low-level, and best effort processing for higher-level protocols. The component is a ...
George Lykakis, N. Mouratidis, Kyriakos Vlachos, N...
ICSE
2001
IEEE-ACM
15 years 2 months ago
A Scenario-Driven Approach to Traceability
Design traceability has been widely recognized as being an integral aspect of software development. In the past years this fact has been amplified due to the increased use of lega...
Alexander Egyed
CODES
2006
IEEE
15 years 3 months ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
IPPS
2007
IEEE
15 years 3 months ago
Formal Analysis for Debugging and Performance Optimization of MPI
High-end computing is universally recognized to be a strategic tool for leadership in science and technology. A significant portion of high-end computing is conducted on clusters...
Ganesh Gopalakrishnan, Robert M. Kirby
PLDI
2009
ACM
15 years 4 months ago
TAJ: effective taint analysis of web applications
Taint analysis, a form of information-flow analysis, establishes whether values from untrusted methods and parameters may flow into security-sensitive operations. Taint analysis...
Omer Tripp, Marco Pistoia, Stephen J. Fink, Manu S...