5553 search results - page 396 / 1111 » Parallel Implementation of Sch |
142
click to vote
ICPP
2009
IEEE
15 years 11 months ago
2009
IEEE
—In an attempt to increase the performance/cost ratio, large compute clusters are becoming heterogeneous at multiple levels: from asymmetric processors, to different system archi...
190
Voted
PVM
1997
Springer
15 years 9 months ago
1997
Springer
The extremely low latencies and high bandwidth results achievable with the Scalable Coherent Interface SCI at lowest level encourages its integration into existing Message Passin...
134
click to vote
CLUSTER
2008
IEEE
15 years 6 months ago
2008
IEEE
Abstract--SUDA2 is a recursive search algorithm for Minimal Unique Itemset detection. Such sets of items are formed via combinations of non-obvious attributes enabling individual r...
125
Voted
IPPS
2006
IEEE
15 years 11 months ago
2006
IEEE
A large number of vulnerabilities occur because protocol implementations failed to anticipate illegal packets. rfcs typically define what constitute “right” packets relevant ...
173
click to vote
HIPC
2007
Springer
15 years 11 months ago
2007
Springer
: The Cell is a heterogeneous multi-core processor, which has eight co-processors, called SPEs. The SPEs can access a common shared main memory through DMA, and each SPE can direct...