Sciweavers

707 search results - page 82 / 142
» Processor Architecture Design Using 3D Integration Technolog...
Sort
View
ACC
2011
164views more  ACC 2011»
13 years 10 months ago
IMS and Presence Service Integration on Intelligent Transportation Systems for Future Services
Once some stable solutions appear to be found at physical and network layers for cooperative Intelligent Transportation Systems (ITS), deploying vehicular services and managing the...
Andrés Garcia, José Santa, Antonio M...
DSN
2008
IEEE
15 years 4 months ago
A fault-tolerant directory-based cache coherence protocol for CMP architectures
Current technology trends of increased scale of integration are pushing CMOS technology into the deepsubmicron domain, enabling the creation of chips with a significantly greater...
Ricardo Fernández Pascual, José M. G...
ANCS
2008
ACM
14 years 12 months ago
A programmable architecture for scalable and real-time network traffic measurements
Accurate and real-time traffic measurement is becoming increasingly critical for large variety of applications including accounting, bandwidth provisioning and security analysis. ...
Faisal Khan, Lihua Yuan, Chen-Nee Chuah, Soheil Gh...
HICSS
2005
IEEE
146views Biometrics» more  HICSS 2005»
15 years 3 months ago
Open Source Enterprise Systems: Towards a Viable Alternative
Enterprise systems are located within the antinomy of appearing as generic product, while being means of multiple integrations for the user through configuration and customisation...
Alexander Dreiling, Helmut Klaus, Michael Rosemann...
TVCG
2010
165views more  TVCG 2010»
14 years 4 months ago
Binary Mesh Partitioning for Cache-Efficient Visualization
Abstract--One important bottleneck when visualizing large data sets is the data transfer between processor and memory. Cacheaware (CA) and cache-oblivious (CO) algorithms take into...
Marc Tchiboukdjian, Vincent Danjean, Bruno Raffin