Sciweavers

253 search results - page 25 / 51
» Processor Models for Retargetable Tools
Sort
View
PATMOS
2004
Springer
15 years 5 months ago
SoftExplorer: Estimation, Characterization, and Optimization of the Power and Energy Consumption at the Algorithmic Level
We present SoftExplorer, a tool to estimate and analyze the power and energy consumption of an algorithm from the C program. The consumption of every loop is analyzed, and the inï¬...
Eric Senn, Johann Laurent, Nathalie Julien, Eric M...
CF
2007
ACM
15 years 3 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
SIGOPS
2008
104views more  SIGOPS 2008»
14 years 11 months ago
PipesFS: fast Linux I/O in the unix tradition
This paper presents PipesFS, an I/O architecture for Linux 2.6 that increases I/O throughput and adds support for heterogeneous parallel processors by (1) collapsing many I/O inte...
Willem de Bruijn, Herbert Bos
IPPS
2007
IEEE
15 years 6 months ago
Power-Aware Speedup
Power-aware processors operate in various power modes to reduce energy consumption with a corresponding decrease in peak processor throughput. Recent work has shown power-aware cl...
Rong Ge, Kirk W. Cameron
DATE
2008
IEEE
81views Hardware» more  DATE 2008»
15 years 6 months ago
Using UML as Front-end for Heterogeneous Software Code Generation Strategies
In this paper we propose an embedded software design flow, which starts from an UML model and provides automatic mapping to other models like Simulink or finite-state machines (FS...
Lisane B. de Brisolara, Marcio F. da S. Oliveira, ...