Sciweavers

2555 search results - page 315 / 511
» Quantifiers and Working Memory
Sort
View
ASPLOS
2011
ACM
14 years 8 months ago
Pocket cloudlets
Cloud services accessed through mobile devices suffer from high network access latencies and are constrained by energy budgets dictated by the devices’ batteries. Radio and batt...
Emmanouil Koukoumidis, Dimitrios Lymberopoulos, Ka...
EGH
2011
Springer
14 years 4 months ago
Lossless Compression of Already Compressed Textures
Texture compression helps rendering by reducing the footprint in graphics memory, thus allowing for more textures, and by lowering the number of memory accesses between the graphi...
Jacob Ström, Per Wennersten
HIPEAC
2011
Springer
14 years 4 months ago
NoC-aware cache design for multithreaded execution on tiled chip multiprocessors
In chip multiprocessors (CMPs), data accesslatency dependson the memory hierarchy organization, the on-chip interconnect (NoC), and the running workload. Reducing data access late...
Ahmed Abousamra, Alex K. Jones, Rami G. Melhem
PLDI
2012
ACM
13 years 6 months ago
Adaptive input-aware compilation for graphics engines
While graphics processing units (GPUs) provide low-cost and efficient platforms for accelerating high performance computations, the tedious process of performance tuning required...
Mehrzad Samadi, Amir Hormati, Mojtaba Mehrara, Jan...
ISCA
2012
IEEE
260views Hardware» more  ISCA 2012»
13 years 6 months ago
A case for exploiting subarray-level parallelism (SALP) in DRAM
Modern DRAMs have multiple banks to serve multiple memory requests in parallel. However, when two requests go to the same bank, they have to be served serially, exacerbating the h...
Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Li...