13041 search results - page 2558 / 2609 » Simulating space and time |
149
click to vote
APCSAC
2001
IEEE
15 years 5 months ago
2001
IEEE
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates ...
CASES
2001
ACM
15 years 5 months ago
2001
ACM
Intertask/interprocess synchronization overheads may be significant in a multiprocessor-shared memory System-on-a-Chip implementation. These overheads are observed in terms of loc...
120
click to vote
ICDCS
2010
IEEE
15 years 5 months ago
2010
IEEE
—The adoption of portable wireless devices is rapidly rising. The demand for efficient communication protocols amongst these devices is pressing. In this paper, we present a con...
119
click to vote
FPGA
2000
ACM
15 years 5 months ago
2000
ACM
In this paper we revisit the FPGA architectural issue of the effect of logic block functionality on FPGA performance and density. In particular, in the context of lookup table, cl...
122
click to vote
FPGA
2000
ACM
15 years 5 months ago
2000
ACM
A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor chip. However, some applications may not actively need all the cache storage, especially...