Sciweavers

4887 search results - page 166 / 978
» System Level Design Using C
Sort
View
DAC
2005
ACM
16 years 5 months ago
Microarchitecture-aware floorplanning using a statistical design of experiments approach
Since across-chip interconnect delays can exceed a clock cycle in nanometer technologies, it has become essential in high performance designs to add flip-flops on wires with multi...
Vidyasagar Nookala, Ying Chen, David J. Lilja, Sac...
SAMOS
2004
Springer
15 years 10 months ago
Scalable Instruction-Level Parallelism.
This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip multiprocessors. Based on explicit microthreading it serves ...
Chris R. Jesshope
SENSYS
2005
ACM
15 years 10 months ago
Intelligent light control using sensor networks
Increasing user comfort and reducing operation costs have always been two primary objectives of building operations and control strategies. Current building control strategies are...
Vipul Singhvi, Andreas Krause, Carlos Guestrin, Ja...
CCR
2005
129views more  CCR 2005»
15 years 4 months ago
The problem of synthetically generating IP traffic matrices: initial recommendations
There exist a wide variety of network design problems that require a traffic matrix as input in order to carry out performance evaluation. The research community has not had at it...
Antonio Nucci, Ashwin Sridharan, Nina Taft
CHI
2006
ACM
16 years 5 months ago
Tactile crescendos and sforzandos: applying musical techniques to tactile icon design
Tactile icons (Tactons) are structured vibrotactile messages which can be used for non visual information display. Information is encoded in Tactons by manipulating vibrotactile p...
Lorna M. Brown, Stephen A. Brewster, Helen C. Purc...