4887 search results - page 22 / 978 » System Level Design Using C |
105
click to vote
ESTIMEDIA
2009
Springer
15 years 8 months ago
2009
Springer
— The complexity of today’s embedded systems forces designers to model and simulate systems and their components to explore the wide range of design choices. Such design space ...
149
click to vote
CODES
2009
IEEE
15 years 6 months ago
2009
IEEE
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
114
click to vote
LCTRTS
2007
Springer
15 years 8 months ago
2007
Springer
This paper presents a tool for automatic synthesis of RTL interfaces for heterogeneous MPSoC from transaction level models (TLMs). The tool captures the communication parameters i...
110
click to vote
HIPEAC
2009
Springer
15 years 5 months ago
2009
Springer
Abstract. This paper advocates the placement of Architecturally Visible Communication (AVC) buffers between adjacent cores in MPSoCs to provide highthroughput communication for str...
145
click to vote
NOCS
2007
IEEE
15 years 8 months ago
2007
IEEE
Network-on-Chip (NoC) architectures have a wide variety of parameters that can be adapted to the designer’s requirements. Fast exploration of this parameter space is only possib...