Sciweavers

241 search results - page 33 / 49
» The Effectiveness of Flow Analysis for Inlining
Sort
View
CODES
2004
IEEE
15 years 1 months ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
NETWORKING
2010
14 years 11 months ago
A Longitudinal Study of Small-Time Scaling Behavior of Internet Traffic
We carry out a longitudinal study of evolution of small-time scaling behavior of Internet traffic on the MAWI dataset spanning 8 years. MAWI dataset contains a number of anomalies ...
Himanshu Gupta, Vinay J. Ribeiro, Anirban Mahanti
GLOBECOM
2006
IEEE
15 years 3 months ago
Service Differentiation by a Link Layer Protocol Based on SR ARQ over a Satellite Channel
— This paper studies the case where multiple IP flows are aggregated over a single satellite channel and an error recovery by retransmissions is performed by SelectiveRepeat (SR...
Toshihiro Shikama, Takashi Watanabe, Tadanori Mizu...
TON
2008
106views more  TON 2008»
14 years 9 months ago
Statistical techniques for detecting traffic anomalies through packet header data
This paper proposes a traffic anomaly detector, operated in postmortem and in real-time, by passively monitoring packet headers of traffic. The frequent attacks on network infrastr...
Seong Soo Kim, A. L. Narasimha Reddy
IPPS
2007
IEEE
15 years 3 months ago
Pipelining Tradeoffs of Massively Parallel SuperCISC Hardware Functions
Parallel processing using multiple processors is a well-established technique to accelerate many different classes of applications. However, as the density of chips increases, ano...
Colin J. Ihrig, Justin Stander, Alex K. Jones