821 search results - page 58 / 165 » Time Dependent Processing in a Parallel Pipeline Architectur... |
HPCA
2007
IEEE
15 years 10 months ago
2007
IEEE
As process technologies continue to scale, the magnitude of within-die device parameter variations is expected to increase and may lead to significant timing variability. This pap...
MIDDLEWARE
2001
Springer
15 years 2 months ago
2001
Springer
Abstract. Existing middleware is based on control-flow centric interaction models such as remote method invocations, poorly matching the structure of applications that process con...
HPCA
2004
IEEE
15 years 10 months ago
2004
IEEE
Branch misprediction penalty consists of two components: the time wasted on mis-speculative execution until the mispredicted branch is resolved and the time to restart the pipelin...
COORDINATION
2005
Springer
15 years 3 months ago
2005
Springer
Architectural descriptions can provide support for a formal representation of the structure and the overall behavior of software systems, which is suitable for an early assessment ...
IPPS
2007
IEEE
15 years 4 months ago
2007
IEEE
Over the years reconfigurable computing devices such as FPGAs have evolved from gate-level glue logic to complex reprogrammable processing architectures. However, the tools used f...