Sciweavers

    2449 search results - page 117 / 490
    » VLSI
    Sort
    View
    ISCAS
    2003
    IEEE
    77views Hardware» more  ISCAS 2003»
    General iterative heuristics for VLSI multiobjective partitioning
    15 years 9 months ago
    General iterative heuristics for VLSI multiobjective partitioning
    Download  www.kfupm.edu.sa
    Sadiq M. Sait, Aiman H. El-Maleh, Raslan H. Al-Aba...
    claim paper
    Read More »
    IWSOC
    2003
    IEEE
    96views Hardware» more  IWSOC 2003»
    Transformations of Signed-Binary Number Representations for Efficient VLSI Arithmetic
    15 years 9 months ago
    Transformations of Signed-Binary Number Representations for Efficient VLSI Arithmetic
    Download  www.ece.rochester.edu
    Boris D. Andreev, Edward L. Titlebaum, Eby G. Frie...
    claim paper
    Read More »
    144
    Voted
    RSP
    2003
    IEEE
    149views Control Systems» more  RSP 2003»
    Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA
    15 years 9 months ago
    Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA
    Download  www.ee.oulu.fi
    In this paper, an efficient design flow integrating Mentor Graphics Precesion C and HDL designer is derived. In this hybrid prototyping environment, efficient FPGA architectures a...
    Yuanbin Guo, Gang Xu, Dennis McCain, Joseph R. Cav...
    claim paper
    Read More »
    ISLPED
    2003
    ACM
    111views Hardware» more  ISLPED 2003»
    A low-power VLSI architecture for turbo decoding
    15 years 9 months ago
    A low-power VLSI architecture for turbo decoding
    Download  www.ifp.illinois.edu
    Presented in this paper is a low-power architecture for turbo decodings of parallel concatenated convolutional codes. The proposed architecture is derived via the concept of block...
    Seok-Jun Lee, Naresh R. Shanbhag, Andrew C. Singer
    claim paper
    Read More »
    90
    Voted
    APCCAS
    2002
    IEEE
    151views Hardware» more  APCCAS 2002»
    Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform
    15 years 8 months ago
    Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform
    Download  video.ee.ntu.edu.tw
    Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    i2PDF i2Img i2Text i2OCR i2Symbol i2Type i2Speak i2Style i2Arabic i2Bopomo Latex Equation Editor
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.