VTS 2007 - PDF Preprint Papers

VTS 2007 IEEE VLSI Test Symposium

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VTS-2007 Paper

click to vote

VTS
2007
IEEE

203views Hardware» more VTS 2007»

Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code

13 years 11 months ago

Download users.ece.utexas.edu

Conventional error correcting code (ECC) schemes used in memories and caches cannot correct double bit errors caused by a single event upset (SEU). As memory density increases, mu...

Avijit Dutta, Nur A. Touba

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	203	Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code	claim
2	143	RTL Test Point Insertion to Reduce Delay Test Volume	claim
3	135	High Level Synthesis of Degradable ASICs Using Virtual Binding	claim
4	129	Supply Voltage Noise Aware ATPG for Transition Delay Faults	claim
5	116	Case Study: Soft Error Rate Analysis in Storage Systems	claim
6	114	Parameter Estimation for a Model with Both Imperfect Test and Repair	claim
7	105	Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance	claim
8	103	At-Speed Testing of Core-Based System-on-Chip Using an Embedded Micro-Tester	claim
9	102	Transformer-Coupled Loopback Test for Differential Mixed-Signal Specifications	claim
10	100	Using Scan-Dump Values to Improve Functional-Diagnosis Methodology	claim
11	95	Delay Test Quality Evaluation Using Bounded Gate Delays	claim
12	89	Test Set Reordering Using the Gate Exhaustive Test Metric	claim
13	85	Minimizing the Impact of Scan Compression	claim
14	79	Using Multiple Expansion Ratios and Dependency Analysis to Improve Test Compression	claim
15	71	Optimizing Test Length for Soft Faults in DRAM Devices	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers