Soft Error Modeling and Protection for Sequential Elements

Sequential elements, flip-flops, latches, and memory cells, are the most vulnerable components to soft errors. Since state-of-the-art designs contain millions of bistables, it is not feasible to protect all system bistables using hardening techniques that impose area, performance, and power overhead. A practical approach is to rank system bistables based on their contribution to the overall system vulnerability and protect the most problematic bistables. This analysis is traditionally performed by fault injection and simulation methods which are intractable for large designs and multi-cycle analysis. In this paper, we present an analytical framework to analyze multi-cycle error propagation behavior and then rank system bistables based on their effects on system-level soft error rate. The number of clock cycles required for an error in a bistable to be propagated to system outputs is used to measure the vulnerability of bistables to soft errors.

• Type: Conference
• Year: 2005
• Where: DFT
• Authors: Hossein Asadi, Mehdi Baradaran Tahoori
• Keywords: Designs Contain Millions, DFT 2005, Hardware, Soft Errors, System-level Soft Error