Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

VTS
2005
IEEE

favoriteEmaildiscussreport

106views Hardware» more VTS 2005»

Segmented Addressable Scan Architecture

13 years 10 months ago

Segmented Addressable Scan Architecture

Download www-crc.stanford.edu

This paper presents a test architecture that addresses multiple problems faced in digital IC testing. These problems are test data volume, test application time, test power consumption, and tester channel requirements. With minimal hardware overhead, the architecture provides at least an order of magnitude reduction to each of the above problems. The architecture relies on scan chain segmentation and multiple-hot decoders.

Ahmad A. Al-Yamani, Erik Chmelar, Mikhail Grinchuc

Real-time Traffic

Test Architecture | Test Data Volume | Test Power Consumption | VTS 2005 |

claim paper

Related Content

» Key Exchange for Service Discovery in Secure Content Addressable Sensor Networks

» Discriminative Learning of Markov Random Fields for Segmentation of 3D Scan Data

» LevelSet Segmentation From Multiple NonUniform Volume Datasets

» Segmentation of architecture shape information from 3D point cloud

» Address Space Layout Permutation ASLP Towards FineGrained Randomization of Commodity Softw...

» DataParallel RTree Algorithms

» Diagnosis Of Byzantine OpenSegment Faults

» Fast Convolutional OCR with the Scanning NTuple Grid

» Spatial Intensity Correction of Fluorescent Confocal Laser Scanning Microscope Images

Post Info
More Details (n/a)

Added	25 Jun 2010
Updated	25 Jun 2010
Type	Conference
Year	2005
Where	VTS
Authors	Ahmad A. Al-Yamani, Erik Chmelar, Mikhail Grinchuck

Comments (0)