Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

3

ISLPED
1998
ACM

favoriteEmaildiscussreport

68views Hardware» more ISLPED 1998»

System-level power estimation and optimization

13 years 8 months ago

System-level power estimation and optimization

Download embedded.cse.iitd.ernet.in

Luca Benini, Robin Hodgson, Polly Siegel

Real-time Traffic

Hardware | ISLPED 1998 |

claim paper

Related Content

» Power Monitors A Framework for SystemLevel Power Estimation Using Heterogeneous Power Mode...

» System level clock tree synthesis for power optimization

» System level power estimation methodology with H264 decoder prediction IP case study

» STEFAL A System Level Temperature and FloorplanAware Leakage Power Estimator for SoCs

» Power Estimation of SystemLevel Buses for MicroprocessorBased Architectures A Case Study

» Address Bus Encoding Techniques for SystemLevel Power Optimization

» Power and performance optimization at the system level

» SystemLevel Synthesis of LowPower Hard RealTime Systems

» VariationAware SystemLevel Power Analysis

» Incorporating PVT Variations in SystemLevel Power Exploration of OnChip Communication Arch...

Post Info
More Details (n/a)

Added	05 Aug 2010
Updated	05 Aug 2010
Type	Conference
Year	1998
Where	ISLPED
Authors	Luca Benini, Robin Hodgson, Polly Siegel

Comments (0)