A VHDL-based bus model for multi-PCB system design

13 years 8 months ago

Download www.cecs.uci.edu

In the development of bus-based systems and individual PCB boards interfacing to a bus, the simulation usually requires a specific test bench or creation of quite complex stimuli. This problem can be avoided with a VHDL model of the bus. In this paper, the bus model concept is discussed. The concept can be applied to serial and parallel, single and multiple master bus modeling on various hierarchical levels. The model includes timing and signaling analysis, master, slave and arbitration modules. ISA (PC/AT) bus is used as an example case of the modeling.

Jari Toivanen, Jari Honkola, Jari Nurmi, Jyrki Tuo

Real-time Traffic

Bus Model Concept | EURODAC 1994 | Individual Pcb Boards | Master Bus Modeling | VHDL |

claim paper

» A systematic IP and bus subsystem modeling for platformbased system design

» Power Aware External Bus Arbitration for SystemonaChip Embedded Systems

» Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus mode...

» Highlevel model of a WDMA passive optical bus for a reconfigurable multiprocessor system

» A2BC Adaptive Address Bus Coding for Low Power Deep SubMicron Designs

» TransactionLevel Models for AMBA Bus Architecture Using SystemC 20

» ETAM Extended Transition Activity Measure for Low Power Address Bus Designs

» SystemLevel Power Analysis Methodology Applied to the AMBA AHB Bus

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1994
Where	EURODAC
Authors	Jari Toivanen, Jari Honkola, Jari Nurmi, Jyrki Tuominen

Comments (0)

Sciweavers

A VHDL-based bus model for multi-PCB system design

Bus Model Concept | EURODAC 1994 | Individual Pcb Boards | Master Bus Modeling | VHDL |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers