A Survey of Optimization Techniques Targeting Low Power VLSI Circuits

13 years 8 months ago

Download www.ritsumei.ac.jp

—We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are considered. Keywords—low power, optimization, synthesis

Srinivas Devadas, Sharad Malik

Real-time Traffic

Computer Architecture | DAC 1995 | Low Power Dissipation | Survey State-of-the-art Optimization | VLSI Circuits |

claim paper

» Low Power Testing of VLSI Circuits Problems and Solutions

» Low power synthesis of dual threshold voltage CMOS VLSI circuits

» MultiOutput Timed Shannon Circuits

» Optimization of combinational and sequential logic circuits for low power using precomputa...

» An Integrated BatteryHardware Model for Portable Electronics

» Address Bus Encoding Techniques for SystemLevel Power Optimization

» BatteryPowered Digital CMOS Design

» Test Pattern Generation Under Low Power Constraints

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	DAC
Authors	Srinivas Devadas, Sharad Malik

Comments (0)

Sciweavers

A Survey of Optimization Techniques Targeting Low Power VLSI Circuits

Computer Architecture | DAC 1995 | Low Power Dissipation | Survey State-of-the-art Optimization | VLSI Circuits |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers