Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

ASPDAC
2008
ACM

favoriteEmaildiscussreport

117views Hardware» more ASPDAC 2008»

Dependability, power, and performance trade-off on a multicore processor

13 years 6 months ago

Dependability, power, and performance trade-off on a multicore processor

Download qir.kyushu-u.ac.jp

- As deep submicron technologies are advanced, we face new challenges, such as power consumption and soft errors. A na

Toshinori Sato, Toshimasa Funaki

Real-time Traffic

ASPDAC 2008 | Hardware | Multicore Processor | Naïve Technique | Soft Error |

claim paper

Related Content

» PowerPerformance TradeOff of a Dependable Multicore Processor

» TradeOffs Between Voltage Scaling and Processor Shutdown for LowEnergy Embedded Multiproce...

» How to barter bits for chronons compression and bandwidth trade offs for database scans

» The KILL Rule for Multicore

» Dynamic Voltage Scaling and Power Management for Portable Systems

» Minimizing the power consumption of a Chip Multiprocessor under an average throughput cons...

» Methodology for multigranularity embedded processor power model generation for an ESL desi...

» A Feasibility Analysis of Power Awareness in CommodityBased HighPerformance Clusters

» EVAL Utilizing processors with variationinduced timing errors

Post Info
More Details (n/a)

Added	12 Oct 2010
Updated	12 Oct 2010
Type	Conference
Year	2008
Where	ASPDAC
Authors	Toshinori Sato, Toshimasa Funaki

Comments (0)