Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

ISLPED
1996
ACM

favoriteEmaildiscussreport

74views Hardware» more ISLPED 1996»

Gate-level synthesis for low-power using new transformations

13 years 8 months ago

Gate-level synthesis for low-power using new transformations

Download www.cecs.uci.edu

Dhiraj K. Pradhan, Mitrajit Chatterjee, Madhu V. S

Real-time Traffic

Hardware | ISLPED 1996 |

claim paper

Related Content

» LOT logic optimization with testabilitynew transformations using recursive learning

» An Efficient Algorithm for Low Power Pass Transistor Logic Synthesis

» A low power scheduler using game theory

» Synthesis of Low Power CED Circuits Based on Parity Codes

» Binding Allocation and Floorplanning in Low Power HighLevel Synthesis

» Synthesis of High Performance Low Power Dynamic CMOS Circuits

» New Directions in Debugging Hardware Designs

» Optimization of combinational and sequential logic circuits for low power using precomputa...

» An Integrated Data Path Optimization for Low Power Based on Network Flow Method

» Modelling of Human Glottis in VLSI for Low Power Architectures

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1996
Where	ISLPED
Authors	Dhiraj K. Pradhan, Mitrajit Chatterjee, Madhu V. Swarna, Wolfgang Kunz

Comments (0)