Sciweavers

12 search results - page 1 / 3
» Hardware Generation of Random Single Input Change Test Seque...
Sort
View
ET
2002
84views more  ET 2002»
13 years 4 months ago
Hardware Generation of Random Single Input Change Test Sequences
The combination of higher quality requirements and sensitivity of high performance circuits to delay defects has led to an increasing emphasis on delay testing of VLSI circuits. A...
René David, Patrick Girard, Christian Landr...
VTS
2002
IEEE
108views Hardware» more  VTS 2002»
13 years 9 months ago
On Using Efficient Test Sequences for BIST
High defect coverage requires good coverage of different fault types. In this paper, we present a comprehensive test vector generation technique for BIST, called Random Single Inp...
René David, Patrick Girard, Christian Landr...
IOLTS
2000
IEEE
105views Hardware» more  IOLTS 2000»
13 years 9 months ago
Comparison between Random and Pseudo-Random Generation for BIST of Delay, Stuck-at and Bridging Faults
The combination of higher quality requirements and sensitivity of high performance circuits to delay defects has led to an increasing emphasis on delay testing of VLSI circuits. A...
Patrick Girard, Christian Landrault, Serge Pravoss...
IFIP
2001
Springer
13 years 9 months ago
Random Adjacent Sequences: An Efficient Solution for Logic BIST
: High defect coverage requires good coverage of different fault types. In this paper, we present a comprehensive test vector generation technique for BIST, called Random Single In...
René David, Patrick Girard, Christian Landr...
COMPSAC
2010
IEEE
13 years 2 months ago
GenRed: A Tool for Generating and Reducing Object-Oriented Test Cases
An important goal of automatic testing techniques, including random testing is to achieve high code coverage with a minimum set of test cases. To meet this goal, random testing res...
Hojun Jaygarl, Kai-Shin Lu, Carl K. Chang