Sciweavers

FPL
2005
Springer
73views Hardware» more  FPL 2005»
13 years 10 months ago
Energy-Efficient NoC for Best-Effort Communication
A Network-on-Chip (NoC) is an energy-efficient on-chip communication architecture for Multi-Processor System-onChip (MPSoC) architectures. In an earlier paper we proposed a energ...
Pascal T. Wolkotte, Gerard J. M. Smit, Jens E. Bec...
ARCS
2005
Springer
13 years 10 months ago
Reducing System Level Power Consumption for Mobile and Embedded Platforms
The power consumption of peripheral devices is a significant portion of the overall energy usage of a mobile platform. To take advantage of idle times, most devices offer the abi...
Ripal Nathuji, Karsten Schwan
SBCCI
2005
ACM
132views VLSI» more  SBCCI 2005»
13 years 10 months ago
Design and power optimization of CMOS RF blocks operating in the moderate inversion region
In this work the design of radiofrequency CMOS circuit blocks in the 910MHz ISM band, while biasing the MOS transistor in the moderate inversion region, is analyzed. An amplifier ...
Leonardo Barboni, Rafaella Fiorelli
SBCCI
2005
ACM
136views VLSI» more  SBCCI 2005»
13 years 10 months ago
Current mask generation: a transistor level security against DPA attacks
The physical implementation of cryptographic algorithms may leak to some attacker security information by the side channel data, as power consumption, timing, temperature or elect...
Daniel Mesquita, Jean-Denis Techer, Lionel Torres,...
SAC
2005
ACM
13 years 10 months ago
Adaptive and fault tolerant medical vest for life-critical medical monitoring
In recent years, exciting technological advances have been made in development of flexible electronics. These technologies offer the opportunity to weave computation, communicat...
Roozbeh Jafari, Foad Dabiri, Philip Brisk, Majid S...
ISLPED
2005
ACM
87views Hardware» more  ISLPED 2005»
13 years 10 months ago
Runtime identification of microprocessor energy saving opportunities
High power consumption and low energy efficiency have become significant impediments to future performance improvements in modern microprocessors. This paper contributes to the so...
W. L. Bircher, M. Valluri, J. Law, L. K. John
ASPDAC
2005
ACM
115views Hardware» more  ASPDAC 2005»
13 years 10 months ago
Low-power domino circuits using NMOS pull-up on off-critical paths
- Domino logic is used extensively in high speed microprocessor datapath design. Although domino gates have small propagation delay, they consume relatively more power. We propose ...
Abdulkadir Utku Diril, Yuvraj Singh Dhillon, Abhij...
WONS
2005
IEEE
13 years 10 months ago
Dynamic Power Management in Wireless Sensor Networks: An Application-Driven Approach
Energy is a limited resource in wireless sensor networks. In fact, the reduction of power consumption is crucial to increase the lifetime of low power sensor networks. Several app...
Rodrigo M. Passos, Claudionor José Nunes Co...
RTCSA
2005
IEEE
13 years 10 months ago
Run-Time Power Consumption Modeling for Embedded Multimedia Systems
The run-time power consumption model for multimedia application routines in an embedded system is developed in this work. A wide range of benchmarks for these routines such as ima...
Yu Hu, Qing Li, C. C. Jay Kuo
MOBIQUITOUS
2005
IEEE
13 years 10 months ago
Multi-Constraint Dynamic Access Selection in Always Best Connected Networks
Abstract— In future generation networks, various access technologies, such as Wi-Fi, Bluetooth, GPRS and UMTS, etc., are simultaneously available to mobile devices. They vary in ...
Bo Xing, Nalini Venkatasubramanian