Sciweavers

    VLSID
    1993
    IEEE
    133views VLSI» more  VLSID 1993»
    An Area-Efficient Systolic Architecture for Real-Time VLSI Finite Impulse Response Filters
    13 years 9 months ago
    An Area-Efficient Systolic Architecture for Real-Time VLSI Finite Impulse Response Filters
    Download  eprints.iisc.ernet.in
    An area-eficzent systolic architecture for realtime, programmable-coeBcient jinite impulse response (FIR)filters is presented. A technique called pipelined clustering is introduce...
    V. Visvanathan, Nibedita Mohanty, S. Ramanathan
    claim paper
    Read More »
    VLSID
    1993
    IEEE
    136views VLSI» more  VLSID 1993»
    A Simulation-Based Test Generation Scheme Using Genetic Algorithms
    13 years 9 months ago
    A Simulation-Based Test Generation Scheme Using Genetic Algorithms
    Download  eprints.iisc.ernet.in
    This paper discusses a Genetic Algorithm-based method of generating test vectorsfor detecting faults in combinational circuits. The GA-based approach combines the merits of two te...
    M. Srinivas, Lalit M. Patnaik
    claim paper
    Read More »
    VLSID
    1993
    IEEE
    114views VLSI» more  VLSID 1993»
    A Methodology for Generating Application Specific Tree Multipliers
    13 years 9 months ago
    A Methodology for Generating Application Specific Tree Multipliers
    Download  eprints.iisc.ernet.in
    Low latency, application, specific multipliers are required for m,any DSP algorithms. Tree multipliers are an obvious answer to this requirement. However, tree architectures have ...
    S. Ramanathan, Nibedita Mohanty, V. Visvanathan
    claim paper
    Read More »
    VLSID
    1993
    IEEE
    234views VLSI» more  VLSID 1993»
    NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs
    13 years 9 months ago
    NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs
    Download  eprints.iisc.ernet.in
    High throughput and low latency designs are required in modern high performance systems, especially for signal processing applications. Existing logic families cannot provide both...
    Debabrata Ghosh, S. K. Nandy, K. Parthasarathy, V....
    claim paper
    Read More »
    DFT
    1994
    IEEE
    157views VLSI» more  DFT 1994»
    An Approach to the Development of a IDDQ Testable Cell Library
    13 years 9 months ago
    An Approach to the Development of a IDDQ Testable Cell Library
    Download  pmos.upc.es
    C. Ferrer, D. Dateo, J. Oliver, Antonio Rubio, M. ...
    claim paper
    Read More »
    DFT
    1994
    IEEE
    102views VLSI» more  DFT 1994»
    Laser Processes for Defect Correction in Large Area VLSI Systems
    13 years 9 months ago
    Laser Processes for Defect Correction in Large Area VLSI Systems
    Download  deneb.ensc.sfu.ca
    Glenn H. Chapman
    claim paper
    Read More »
    DFT
    1994
    IEEE
    121views VLSI» more  DFT 1994»
    Reconfiguration in 3D Meshes
    13 years 9 months ago
    Reconfiguration in 3D Meshes
    Download  www.cs.pitt.edu
    The 1: track model for fault tolerant 2 0 processor arrays is extended to 30 mesh architectures. Non-intersecting, continuous, straight and non-near miss compensation paths are co...
    Anuj Chandra, Rami G. Melhem
    claim paper
    Read More »
    DFT
    1993
    IEEE
    93views VLSI» more  DFT 1993»
    Layout Level Design for Testability Strategy Applied to a CMOS Cell Library
    13 years 9 months ago
    Layout Level Design for Testability Strategy Applied to a CMOS Cell Library
    Download  doc.utwente.nl
    M. Rullán, F. C. Blom, J. Oliver, C. Ferrer
    claim paper
    Read More »
    DFT
    1993
    IEEE
    90views VLSI» more  DFT 1993»
    High Level Synthesis Techniques for Efficient Built-In-Self Repair
    13 years 9 months ago
    High Level Synthesis Techniques for Efficient Built-In-Self Repair
    Download  www.cs.ucla.edu
    Lisa M. Guerra, Miodrag Potkonjak, Jan M. Rabaey
    claim paper
    Read More »
    DFT
    1993
    IEEE
    93views VLSI» more  DFT 1993»
    Neural Networks for Multiple Fault Diagnosis in Analog Circuits
    13 years 9 months ago
    Neural Networks for Multiple Fault Diagnosis in Analog Circuits
    Download  bode.diee.unica.it
    Alessandra Fanni, Alessandro Giua, Enrico Sandoli
    claim paper
    Read More »
    « first‹ previous…171819202122232425…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.