184
click to vote
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
A new technique for mapping combinational circuits to Fine-Grain Cellular-Architecture FPGAs is presented. The proposed tree restructuring algorithm preserves local connectivity a...
188
click to vote
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
A somewhat novel approach is presented for determining FSM state codes. Instead of producing an assignment designed to minimise the overall logic of the machine, all Moore outputs...
171
click to vote
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
This paper presents a performance-oriented placement and routing tool for field-programmable gate arrays. Using recursive geometric partitioning for simultaneous placement and glo...
167
click to vote
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
This paper proposes a new method to design an optimal instruction set for pipelined ASIP development using a formal HW/SW codesign methodology. The codesign task addressed in this...
178
click to vote
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
Based on an explicit formulation of delays, an improved model for low voltage operation of CMOS inverter has been derived. Extrinsic and intrinsic effects, such as transistor curr...