157
click to vote
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
: We present a new, dynamic algorithm for test sequence compaction and test cycle reduction for combinationaland sequential circuits. Several dynamic algorithms for compaction in c...
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
As the density and complexity of FPGA-based designs has increased to 10,000 gates and beyond, the use of high-level design languages (HDLs) is rapidly supplanting schematic entry ...
101
click to vote
EURODAC
1995
IEEE
15 years 8 months ago
1995
IEEE
The paper presents a static process schedulingapproach as a front-end to hardware-software cosynthesis of small embedded systems which allows global system optimization. Unlike ea...