141
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
In today's designs, when functional verification fails, engineers perform debugging using the provided error traces. Reducing the length of error traces can help the debugging...
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
177
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
This paper presents a Boolean based symbolic model checking algorithm for the verification of analog/mixedsignal (AMS) circuits. The systems are modeled in VHDL-AMS, a hardware des...
152
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
How to estimate the shortest routing length when certain blocks are considered as routing obstacles is becoming an essential problem for block placement because HPWL is no longer v...