133
click to vote
CSREAESA
15 years 2 months ago
2003 
Most so-called “adiabatic” digital logic circuit families reported in the low-power design literature are actually not truly adiabatic, in that they do not satisfy the general...
135
click to vote
CSREAESA
15 years 2 months ago
2003 
The combined benefits of Open Services Gateway Initiative (OSGi) and Smart card technologies in embedded devices have made the two technologies suitable for developing middleware ...
154
click to vote
CSREAESA
15 years 2 months ago
2003
Energy dissipation in cache memories is becoming a major design issue in embedded microprocessors. Predictive filter cache based instruction cache hierarchy is effective in reduci...
123
click to vote
CSREAESA
15 years 2 months ago
2003 
We present an approach for Worst-Case Execution Time (WCET) Analysis of embedded system software, that is generated from Petri net specifications. The presented approach is part ...
CSREAESA
15 years 2 months ago
2003
− This paper presents an efficient system level power saving method for DRAM with multiple power modes. The proposed method is based on the power aware scheduling algorithm that ...
|
Embedded Systems