Sciweavers

    DAC
    1997
    ACM
    120views Computer Architecture» more  DAC 1997»
    Analytical Estimation of Transition Activity From Word-Level Signal Statistics
    13 years 8 months ago
    Analytical Estimation of Transition Activity From Word-Level Signal Statistics
    Download  www.cecs.uci.edu
    Sumant Ramprasad, Naresh R. Shanbhag, Ibrahim N. H...
    claim paper
    Read More »
    DAC
    1997
    ACM
    75views Computer Architecture» more  DAC 1997»
    Efficient Testing of Clock Regenerator Circuits in Scan Designs
    13 years 8 months ago
    Efficient Testing of Clock Regenerator Circuits in Scan Designs
    Download  www.cs.york.ac.uk
    Rajesh Raina, Robert Bailey, Charles Njinda, Rober...
    claim paper
    Read More »
    DAC
    1997
    ACM
    113views Computer Architecture» more  DAC 1997»
    Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits
    13 years 8 months ago
    Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits
    Download  www.lsi.upc.edu
    This paper presents a novel approach for automatic test pattern generation of asynchronous circuits. The techniques used for this purpose assume that the circuit can only be exerc...
    Oriol Roig, Jordi Cortadella, Marco A. Peña...
    claim paper
    Read More »
    DAC
    1997
    ACM
    140views Computer Architecture» more  DAC 1997»
    Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study
    13 years 8 months ago
    Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study
    Download  www.cs.ucla.edu
    : Numerous fast algorithms for the Discrete Cosine Transform DCT have been proposed. Until recently, it has been di cult to compare di erent DCT algorithms and select one which i...
    Miodrag Potkonjak, Kyosun Kim, Ramesh Karri
    claim paper
    Read More »
    DAC
    1997
    ACM
    126views Computer Architecture» more  DAC 1997»
    Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis
    13 years 8 months ago
    Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis
    Download  www.cecs.uci.edu
    Claudio Passerone, Luciano Lavagno, Massimiliano C...
    claim paper
    Read More »
    DAC
    1997
    ACM
    106views Computer Architecture» more  DAC 1997»
    A Graph-Based Synthesis Algorithm for AND/XOR Networks
    13 years 8 months ago
    A Graph-Based Synthesis Algorithm for AND/XOR Networks
    Download  web.cecs.pdx.edu
    In this paper, we introduce a Shared Multiple Rooted XORbased Decomposition Diagram XORDD to represent functions with multiple outputs. Based on the XORDD representation, we dev...
    Yibin Ye, Kaushik Roy
    claim paper
    Read More »
    DAC
    1997
    ACM
    89views Computer Architecture» more  DAC 1997»
    Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation
    13 years 8 months ago
    Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation
    Download  www.cs.york.ac.uk
    Manish Pandey, Richard Raimi, Randal E. Bryant, Ma...
    claim paper
    Read More »
    DAC
    1997
    ACM
    104views Computer Architecture» more  DAC 1997»
    Structured Design of Microelectromechanical Systems
    13 years 8 months ago
    Structured Design of Microelectromechanical Systems
    Download  www.ece.cmu.edu
    In order to efficiently design complex microelectromechanical systems (MEMS) having large numbers of multi-domain components, a hierarchically structured design approach that is ...
    Tamal Mukherjee, Gary K. Fedder
    claim paper
    Read More »
    DAC
    1997
    ACM
    128views Computer Architecture» more  DAC 1997»
    SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems
    13 years 8 months ago
    SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems
    Download  www.cs.york.ac.uk
    Salvador Mir, Adoración Rueda, Thomas Olbri...
    claim paper
    Read More »
    DAC
    1997
    ACM
    96views Computer Architecture» more  DAC 1997»
    Hierarchical Sequence Compaction for Power Estimation
    13 years 8 months ago
    Hierarchical Sequence Compaction for Power Estimation
    Download  atrak.usc.edu
    - This paper presents an effective technique for compacting a large sequence of input vectors into a much smaller one such that when the two sequences are applied to any circuit, t...
    Radu Marculescu, Diana Marculescu, Massoud Pedram
    claim paper
    Read More »
    « first‹ previous12345678next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.