Sciweavers

243
Voted
ARC
2015
Springer
18views Hardware» more  ARC 2015»
9 years 10 months ago
Dynamic Memory Management in Vivado-HLS for Scalable Many-Accelerator Architectures
This paper discusses the incorporation of dynamic memory management during High-Level-Synthesis (HLS) for effective resource utilization in many-accelerator architectures targetin...
Dionysios Diamantopoulos, Sotirios Xydis, Kostas S...
216
Voted
ARC
2015
Springer
14views Hardware» more  ARC 2015»
9 years 10 months ago
Single range observability for cooperative underactuated underwater vehicles
: The paper describes the single range observability issues related to a kinematics model of cooperating underwater vehicles. The paper extends previous results building on an augm...
Gianfranco Parlangeli, Giovanni Indiveri
202
Voted
ARC
2015
Springer
25views Hardware» more  ARC 2015»
9 years 10 months ago
Enterprise architecture: Twenty years of the GERAM framework
Abstract: Apart from the 20-year anniversary in 2014 of the first publication of the GERAM (‘Generalised Enterprise Reference Architecture and Methodology’) Enterprise Architec...
Peter Bernus, Ovidiu Noran, Arturo Molina
192
Voted
ARC
2015
Springer
17views Hardware» more  ARC 2015»
9 years 10 months ago
Means to enable enterprise interoperation: CIMOSA Object Capability Profiles and CIMOSA Collaboration View
: Collaboration between enterprises has moved from regional and national environments to a global one. This has tremendously increased the need for information exchange between col...
Kurt Kosanke, François B. Vernadat, Martin ...
143
Voted
ARC
2015
Springer
24views Hardware» more  ARC 2015»
9 years 10 months ago
Hardware Task Scheduling for Partially Reconfigurable FPGAs
—Partial reconfiguration (PR) of FPGAs can dynamically extend and adapt the functionality of computing systems by swapping in and out HW tasks. To coordinate the ondemand task ex...
George Charitopoulos, Iosif Koidis, Kyprianos Papa...
Hardware
Top of PageReset Settings